

# A Novel Three-Phase Integrated Inverter for Hybrid Electric Vehicle Applications

Tatarao Donepudi\*<sup>1</sup>, Anupalli Immanuel<sup>2</sup>

Email: [donepudi10@gmail.com](mailto:donepudi10@gmail.com), [anupalliimmanuel@gmail.com](mailto:anupalliimmanuel@gmail.com)

Orcid: <https://orcid.org/0009-0002-2179-0841>, <https://orcid.org/0000-0003-1713-3101>

<sup>1</sup>Department of Electrical and Electronics Engineering, Aditya University, Surampalem, India

<sup>2</sup>Department of Electrical and Electronics Engineering, Bharatiya Engineering Science and Technology Innovation University, Anathapur, India

\*Corresponding Author

## Abstract

Multilevel inverters (MLIs) have become essential in power electronics due to their capability to improve power quality, minimize harmonic distortion, and enhance efficiency in medium and HV applications. It achieves a smoother waveform, reducing total harmonic distortion (THD). Hybrid electric vehicles (HEVs) are increasingly recognized for their ability to reduce fuel consumption and emissions in modern transportation. Their performance largely depends on the efficiency of power conversion systems, particularly in the inverter setup. In this study, a novel 3-phase 25-level MLI configuration is proposed with fewer switches. The primary objective is to reduce harmonics through high-level MLI implementation and motor optimization in electric vehicle applications. Proposed research suggests a novel three-phase 25-level hybrid inverter tailored for hybrid electric vehicles, featuring innovative hybrid DC-DC and DC-AC topologies that utilize fewer switches to enhance cost-effectiveness. Simulation results indicate that the three-phase 25-level MLI improves voltage stability and further mitigates harmonics compared to a single-phase configuration. While comparing with conventional converters, MLIs offer significant benefits, including high-frequency switching and advanced modulation techniques for precise control. It generates output voltage with minimal harmonics, lower dv/dt stress on switches, and introduces common-mode voltage. In particular, the 3-phase 25-level inverter system achieves a smoother waveform, reducing total harmonic distortion (THD). The proposed system has been validated using MATLAB/Simulink. Additionally, the comparative analysis between the proposed 1-ph. and 3-ph. 25-level MLI topologies are also presented.

**Keywords:** Hybrid Electric Vehicles (HEV), Multilevel Inverter (MLI), Pulse Width-Modulation (PWM), Phase- Disposition (PD), Total Harmonic Distortion (THD).

## I. INTRODUCTION

Power electronics has emerged as one of the most actively researched and rapidly evolving domains within electrical engineering (Dewi et al., 2022; Koerniawan et al., 2024; Qosidah, 2025). The scope of power electronics continues to expand, especially in solar photovoltaic systems, which are becoming increasingly essential in the modern energy landscape. With the rising demand for uninterrupted, high-quality power and the rapid depletion of non-renewable energy sources, engineers in the field are driven to develop innovative solutions. One significant area of study in power electronics is multilevel inverters (voltage source converters) (Shukla, Goel, and Dhanamjayulu 2026). These inverters have garnered considerable attention for industrial medium-voltage applications.

However, as the number of voltage levels in conventional multilevel inverters (MLIs) increases, the complexity of both the power and control circuits escalates due to the increasing number of

components (Stöttner et al. 2025) and driving circuits. Additionally, system reliability tends to decrease as the number of discrete elements increases. To enhance efficiency and refine output voltage waveforms, various MLI topologies have been introduced (Faraji and Cha 2025).

Multilevel inverters have become crucial in modern applications, particularly with the increasing integration of renewable energy sources (RES) (Jayaraman et al. 2025). They are widely used in microgrid systems and are particularly advantageous for medium- and high-power applications (Jayaraman et al. 2025). Traditionally, inverters were limited to two voltage levels (+V and -V), regulated through Pulse Width Modulation (PWM) techniques (Esmaili and Koofgar 2024). However, this methodology is prone to issues such as prominent harmonic distortion, electromagnetic interference (EMI), and dv/dt stress (Das et al. 2024). The foremost concern is the high Total Harmonic Distortion (THD) and the need to reduce semiconductor-related switches (Memon et al. 2024) in mid- and high-voltage grids (2.3, 3.3, 4.16, or 6.9 kV).

To address these limitations, the concept of multilevel inverters (MLIs) was introduced. By utilizing multiple voltage levels (Dewangan et al. 2023), MLIs not only effectively diminish harmonic distortion (Liu et al. 2023) but also generate a smooth sinusoidal output waveform and distribute voltage stress more efficiently across power electronic switches (Chattejee, Chakraborty, and Dalapati 2023). Therefore, these devices have become increasingly important in industrial applications such as static VAR compensators, renewable energy systems, and motor drives.

Over the past few years, numerous MLI topologies (Khasim and Dhanamjayulu 2022) have been developed, including Cascaded H-Bridge (CHB-MLI), Flying Capacitor (FC-MLI), and Diode-Clamped (DC-MLI) configurations (Thakre et al. 2022). Each of these utilizes independent DC sources, contributing to operational flexibility. With multiple voltage levels achieved through the integration of power switches, capacitors, and diodes (Salem et al. 2022), these topologies generate stepped waveforms (Guo et al. 2022).

In the evolution of MLI technology, three-level designs, characterized by voltage levels (0, +Vdc, and -Vdc), have been a significant step forward. MLIs facilitate the creation of a refined staircase waveform (Zhu et al. 2022), improving power quality by incorporating more voltage levels. This advancement helps reduce THD and dv/dt stress (Choudhury et al. 2021), thereby enhancing reliability and efficiency. However, as voltage levels increase, challenges such as switching complexity and voltage imbalance arise (Iqbal et al. 2021), requiring advanced control and modulation techniques (Perez et al. 2021).

Cascaded hybrid MLIs with isolated DC sources are among the most prominent topologies due to their ability to operate without capacitors and diode clamping (Marquez et al. n.d.). Increasing

the number of H-bridges enhances voltage levels and waveform quality but also increases control complexity and the number of required switches (Ramesh et al. 2020).

The novelty of the proposed three-phase 25-level inverter lies in its modular nested architecture, which differs from conventional Cascaded H-Bridge (CHB) and Neutral Point Clamped (NPC) configurations. Unlike existing reduced switch-count MLIs, which often suffer from increased voltage stress (Ahmed et al. 2020) or complex DC source balancing, the proposed topology utilizes a hybrid level-generation unit integrated at the phase-leg level (Prem et al. 2020). This design employs unequal DC sources and a sub-multilevel cell structure to produce 25 levels with approximately 40% fewer active switches than conventional CHB topologies. The shared-bus arrangement across three phases eliminates the need for redundant isolation transformers and excessive clamping diodes (Siddique et al. 2019).

Although this topology offers advantages such as reduced components, elimination of clamping diodes and voltage-balancing capacitors, and support for soft-switching techniques (Lee, Kim, and Lee 2020), it still requires separate DC sources, which may limit certain applications (Monopoli et al. 2019). The lower THD in the three-phase configuration is mainly due to the cancellation of triplen harmonics (3rd, 9th, 15th, etc.). In a balanced three-phase system, these harmonics are in phase and cancel out in line-to-line voltages, resulting in a cleaner waveform for PMSM applications.




Figure 1. Schematic Exemplary of HEV

## II. RESEARCH METHOD

### A. Hybrid Electric Vehicles

Figure 1 illustrates the schematic exemplary of HEV. This system comprises four key

components, electric motor, a generator, a battery management system, and DC/DC converter topology. Each component plays a vivacious role in overall functionality. It effortlessly manages and coordinates the driving forces generated via ICE, electric motor and generator by leveraging a planetary gear system. To ensure smooth transitions, optimizing vehicle performance between propulsion sources and improving overall efficiency, this collaboration is crucial.

A 57 kW gasoline engine operating at 6000 RPM, the ICE subsystem configuration designed for high-performance output. The engine maintains stability by regulating speed and preventing overshooting, equipped with a speed governor. Along with, Vehicle Dynamic subsystem integrates all mechanical components such as, chassis, suspension, wheels, and steering system. All of these play a key role in vehicle handling, stability and driving comfort. Additional essential subsystem is Energy Management Subsystem (EMS), adapts to dynamic driving conditions and energy demands. This is responsible for producing precise reference signals to coordinate the motor drive, generator and ICE operation. Also EMS subsystem monitors and optimizes energy flow in order to improving both efficiency and longevity of the vehicle's electrical systems.

The architectural design of EVs offering a significant opportunity for encroachments via unified integration of key components which enhance efficiency and overall performance. The chief parts of the system are batteries, motors and inverters, which transform DC from the battery into AC to drive the motor. Furthermore, in gathering and processing data, optimizing vehicle performance and safety sensors play a decisive role in the system. Moreover, supplementary systems such as ventilation heating and air conditioning contribute to passenger comfort, increasing the overall driving experience. In this modeling, the design and integration of key components in electric vehicles, choice between a 400 Volt and 800 Volt battery systems plays a crucial role. By carefully selecting and strategically arranging these components, efficient EVs can align with sustainability intentions and evolving consumer demands. Here two conversions takes place viz. DC/DC and DC/AC.

### *B. Dynamic Modeling and Control of DC/DC & DC/AC Converter Configuration*

#### *1. DC/DC Modeling*

Transformerless inverters need a voltage boost stage when processing power from low-voltage sources to keep the DC bus voltage at a suitable level for transferring power to the load or grid. This challenge can be addressed with a configuration where the necessary voltage step-up is achieved using a 2-stage converter, which contains a DC/DC boost converter followed by a voltage source inverter (VSI). Numerous articles discuss various

DC/DC converters suitable for renewable energy applications, with most topologies exhibiting voltage source features in their outputs. While this feature can lessen the output voltage ripple when feeding linear loads, it needs an additional inductor for claims where the converter shoots up current into the utility grid. Moreover, the shoot up current cannot be pre-controlled by the DC/DC converter, causing the DC/AC stage that links the converter to the grid to switch at high frequencies, thereby growing overall system losses.

Thus, the DC/DC boost-buck converter emerges as a robust power converter for these applications. This topology combines the boost and buck structures into a non-isolated, bidirectional, step-up/step-down DC-DC converter with high power density and continuous I/P and O/P currents. Additionally, it is a multipurpose converter suitable for various applications including PV systems, high-efficiency wireless power transfer AC power generation, PF correction and thermoelectric generators. Furthermore, it can be modified for multilevel and 3-phase applications. The schematic of the DC-DC configuration for HEV is depicted in Figure 2.




Figure 2. DC-DC Configurations

The characteristics of the DC-DC power converter at no losses (ideal case) can be expressed by Equation (1) and Equation (2).

$$w_{dc\_in} = v_{in} \cdot i_{in} \tag{1}$$

$$w_{dc\_out} = v_{out} \cdot i_{out} \tag{2}$$

The power at the intermediate DC link is defined by Equation (3).

$$w_{dc\_out}^{dc-dc} = w_{in}^{invt} + w_{loss} \tag{3}$$

Where,

$w_{dc\_out}^{dc-dc}$  = Power output of DC - DC power converter

$w_{in}^{inv}$  = Inverter input of DC-DC power converter

$w_{loss}$  = Power loss at DC-DC power converter

By considering dynamic storage, the system behavior is captured in Equation (4).

$$C_{link} \cdot v_{dc} \frac{dv_{dc}}{dt} = w_{dc\_out}^{dc-dc} - w_{in}^{inv} \quad (4)$$

The converter output power is calculated using Equation (5).

$$w_{dc\_out} = \eta_{dc-dc} \cdot w_{dc\_in} = v_{dc} \cdot i_{dc} \quad (5)$$

Where,

$C_{link}$  = capacitor link

$v_{dc}$  = DC voltage

$i_{dc}$  = DC current

Figure 3 depicts the input voltage waveform of DC/DC converter, whereas Figure 4, and Figure 5 depicts its out-put voltage and current waveform respectively.






Figure 3 Input Voltage Waveform of DC/DC Converter



**Figure 4. Output Voltage Waveform of DC/DC Converter**



**Figure 5. Output Current Waveform of DC/DC Converter**

## 2. DC/AC Modeling

Modern PE heavily relies on DC/AC converters, as they enable the transformation of DC sources into AC essential for most electrical applications. These converters play a critical role in several domains, including motor drives; uninterruptible power supplies (UPS), EVs and renewable energy systems. In this converters including both 1-ph. and 3-ph. inverters along with progressive modulation technique. It also covers the key components such as circuit topologies and operational modes. There are two key types of inverters-viz. Voltage-Sourced Inverters (VSI) and Current-Sourced Inverters (CSI). VSIs generate the desired AC output voltage waveform while upholding a constant input DC voltage. Whereas CSIs produce the desired AC out- put current waveform using a persistent input current. Since both VSI and CSI are duals, their functionalities can be understood by comparing their respective voltage

and current dualities. Figure 6 below depicts the operating model of inverter configurations for electric vehicles.




Figure 6. EV Configuration with Inverter Topology

The input DC power to the inverter within the DC-AC converter stage is given by Equation (6).

$$w_{in}^{inv} = v_{dc} \cdot i_{dc} \quad (6)$$

Where,

$w_{in}^{inv}$  = Inverter input (DC-AC converter)

For a balanced three-phase system, the output AC power in the  $dq$  reference frame is expressed in Equation (7).

$$w_{ac} = \frac{3}{2}(v_d i_d + v_q i_q) \quad (7)$$

Where,

$w_{ac}$  = AC power output

$v_d$  = direct axis voltage

$i_d$  = direct axis current

$v_q$  = quadrature axis voltage

$i_q$  = quadrature axis current

Furthermore, to determine the converter output power for a 3-phase inverter, the fundamental component of the line-to-line (L-to-L) output voltage and power relationship

is given by Equation (8).

$$w_{ac\_out} = \eta_{dc-ac} \cdot w_{inv\_in} = \sqrt{3} v_{LL} \cdot i_L \cos(\phi) \quad (8)$$

Where

$\eta_{dc-ac}$  = Inverter efficiency

$v_{LL}$  = Line-to-line voltage

$i_L$  = Line current

$\cos(\phi)$  = Power factor

By combining the previous stages, the total power flow of the system, often referred to as the Collaborative System Equation, is formulated in Equation (9).

$$w_{total} = \eta_{dc-ac} \cdot \eta_{dc-ac} \cdot w_{dc\_in} = \eta_{in} \cdot w_{dc\_in} \quad (9)$$

This is the core collaborative equation, showing how input DC power is converted efficiently into motor- driving AC power. For an HEV, the DC/DC converter and DC/AC converter (inverter) work together to manage and convert power from the battery (source) to drive the AC load and vice versa during regenerative braking.

Finally, the relationship that defines the intermediate high-voltage DC for the inverter is provided in Equation (10).

$$\eta_{dc-ac} = \text{efficiency of the DC/AC converter} \quad (10)$$

This provides the intermediate high-voltage DC for the inverter.

### C. Phase Disposition (PD) in Multi-Carrier PWM

Phase Disposition (PD) is a widely used multi-carrier Pulse Width Modulation (PWM) technique designed for controlling MLIs. Its primary objective is to generate a smooth AC output waveform while significantly reducing harmonic distortion. In PD-PWM, multiple high-frequency triangular carrier signals are employed. At the starting all of these remain coordinated and maintaining alignment throughout the modulation process at the same point. A low-frequency sine wave serves the reference signal, which is unceasingly compared with the carrier signals.

The switches of the inverter are triggered based on whether the reference falls below each carrier or signal surpasses. Forming an output waveform that closely resembles a pure sine wave, this progression results in the generation of multiple voltage levels. Synchronization of all carriers ensures a more balanced waveform with minimal harmonic distortion, improves waveform smoothness and symmetry for more efficient power conversion (improved output

voltage quality) are key advantages of this technique. PD-PWM is widely adopted in industrial applications and easier to implement when comparing with alternative PWM techniques such as Phase- Opposition Disposition (POD) and Alternative-Phase Opposition Disposition (APOD). Figure 7 depicts the Phase-Disposition (PD) in Multi-Carrier PWM, used for generating gate pulses for the proposed 25-level MLI topology.





Figure 7. Phase-Disposition in Multi-Carrier PWM

### III. RESULT

#### A. Single Phase 25- Level Mli Topology

Single phase 25-level MLI configuration utilizes four distinct, unequal DC sources and 12 switches to achieve output voltage ranging from +12 Vdc to -12 Vdc successfully. Figure 8 represents the MATLAB/Simulink model of proposed 1-phase 25-level MLI. This configuration significantly optimizes efficiency by minimizing DC sources by 67% and reducing the number of switches by 75%. Table 1 summarizes the necessary switching patterns for generating the desired 25-level output voltage. To mitigate THD and further enhance the performance, various pulse-width modulation (PWM) techniques being employed in multilayer inverters. Numerous multicarrier PWM methods are available to improve waveform quality. This study specifically implements a multicarrier-PWM (MCPWM) strategy with PD, effectively reducing THD in both output voltage and current.



**Figure 8. Single Phase 25 Level Inverter Using Sub-Multilevel Cells**

Growing interest in MLIs for medium-voltage industrial applications in recent times. As the number of levels increases, the complexity of the power and control circuits in typical MLIs also tends to rise, owing to the increased number of driving circuits and other constituents involved. This increase in discrete components may impact system reliability. To address these challenges, various MLI topologies have been thoughtfully developed to enhance component efficiency while simultaneously improving the output voltage waveform. Recent research efforts in this area have explored techniques for fine-tuning triggering angles, which can aid in minimizing the generated harmonics, during the operation as well as reduce the overall number of required switches. For a typical cascaded-MLI circuit, the calculation of switching devices and DC sources is determined by Equation (11) and Equation (12).

$$\text{Switch count} = 2(\text{Level} - 1) \quad (11)$$

$$\text{DC Source count} = (\text{Level} - 1)/2 \quad (12)$$

For a single-phase 25-level inverter, the switching table typically lists the states of switches corresponding to each voltage level. Since the same switching logic is applied to the other two phases with a  $120^\circ$  phase shift, the table remains consistent across phases, with appropriate phase offsets.

In the recommended configuration, the total number of switching devices and DC sources for the entire system are chosen as follows, represented by Equation (13) and Equation (14).

$$\text{Switch count} = (\text{Level} - 1)/2 \quad (13)$$

$$\text{DC Source count} = (\text{Level} - 1)/6 \quad (14)$$

Furthermore, the number of H-bridge cells per phase required to achieve the desired levels is given by Equation (15).

$$m = 2N + 1 \quad (15)$$

Where,

m = the number of voltage level

N = the number of H-bridge cells per phase For 25 levels, N = 12

The total output voltage generated by the cascaded configuration is expressed in Equation (16).

$$v_{out}(t) = \sum_{i=1}^{12} v_i(t) \quad (16)$$

Where,

$$v_i(t) \in \{-v_{dc}, 0, +v_{dc}\}$$

It provides voltage levels ranging from  $-12 V_{dc}$  to  $+12 V_{dc}$ , resulting in 25 discrete steps:  $-12 V_{dc}$ ,  $-11 V_{dc}$ ,  $-10 V_{dc}$ , ..., 0, ...,  $+10 V_{dc}$ ,  $+11 V_{dc}$ ,  $+12 V_{dc}$ . To analyze the harmonic content, the total output voltage in Fourier series form is formulated in Equation (17).

$$v_{out}(\omega t) = \sum_{n=1,3,5,\dots}^{\infty} \left( \frac{4v_{dc}}{n\pi} \sum_{k=1}^{12} \cos(n\theta_k) \right) (\sin(\omega t)) \quad (17)$$

Where

n = odd harmonic number

$\theta_k$  = switching angle of  $k^{\text{th}}$  cell (for positive half cycle)

By solving this to eliminate lower order harmonic like  $5^{\text{th}}$ ,  $7^{\text{th}}$ ,  $9^{\text{th}}$ ,  $11^{\text{th}}$  etc. by maintaining the fundamental. Finally, the modulation index ( $M_a$ ), which relates the reference voltage to the maximum obtainable voltage, is defined by Equation (18).


$$m_a = \frac{v_{ref}}{12v_{dc}} \quad (18)$$

Where,

$v_{ref}$  = Desired fundamental voltage peak of the out-put fundamental component.

The proposed design thoughtfully incorporates four distinct DC voltage sources (130, 130, 26 & 26 V), utilizing a total of 12 switches to achieve an impressive 25-level output voltage range from  $+12 V_{dc}$  to  $-12V_{dc}$ . This innovative configuration offers significant benefits, including a 75% reduction in the number of switches and a 67% decrease in the number of

DC sources. The arrangement of the DC voltage sources is thoughtfully organized in a ratio of 1: 1.5: 5  $V_{dc}$ . For further clarification, Table.1 provides the switching- patterns of MLI needed to attain the desired 25-level output voltage. Figure. 9 depicts a comprehensive current route diagram for the inverter system's various modes operation.



**Figure 9. Current Path Diagram in Various Operating Modes at Output Voltage of a).  $+12 V_{dc}$ , b).  $-6 V_{dc}$ , c).  $+5 V_{dc}$ , d).  $-12 V_{dc}$ .**

Figure 9 (a) depicts, the current route used to obtain an output voltage of  $+12 V_{dc}$ , which is especially important for specific applications. Figure. 9 (b) depicts the current route required to provide an out-put of  $+6 V_{dc}$ , a configuration that is frequently used in power supply applications that need a negative voltage reference. Figure. 9 (c) depicts the current route for producing a  $+5 V_{dc}$  output voltage, which is commonly used standard for low-voltage electronic equipment. Finally, figure 9 (d) displays the current route required to obtain an out-put voltage of  $-12V_{dc}$ , which is frequently used in analog circuits and other specialized electronic applications. By assuming a symmetric waveform with 25 levels, the calculation for the RMS voltage ( $V_{rms}$ ) and its relationship to each voltage step is given by Equation (19) and

Equation (20).

$$V_{RMS} = \sqrt{\frac{1}{T} \left( \int_0^T V_0^2(t) dt \right)} \tag{19}$$

$$V_{RMS} \approx \sqrt{\frac{1}{T} \left( \sum_{k=1}^n (V_k^2 \cdot \Delta t_k) \right)} \tag{20}$$

Where,

$V_k$  = Voltage at each level

$\Delta t_k$  = Duration of level

Table 1 presents the switching states for the proposed 25-level MLI topology, and Figure 10, Figure 11 depicts the out-put voltage waveform and its FFT analysis for 1-phase 25-level MLI respectively. To improve the performance and stability, numerous PWM approaches were carefully incorporated with multilayer inverters, resulting in a considerable reduction in total THD. This decrease is critical for ensuring the quality of power transmission and limiting potential interference with other electronics. Furthermore, it was tested numerous multicarrier PWM systems for efficacy in a variety of settings

**Table 1. Switching States of 25-Level Output Voltage**

Conducting switches: 1=ON, 0=OFF													
Level	Q1	Q2	Q3	Q4	S1	S2	S3	S4	S5	S6	S7	S8	V <sub>Out</sub>
1	1	0	1	0	1	1	0	0	1	1	0	0	12V <sub>dc</sub>
2	0	1	1	0	1	1	0	0	1	1	0	0	11V <sub>dc</sub>
3	0	0	1	0	0	1	0	1	1	1	0	0	10V <sub>dc</sub>
4	0	1	1	0	0	0	1	1	1	1	0	0	9V <sub>dc</sub>
5	1	0	1	0	0	0	1	1	1	1	0	0	8V <sub>dc</sub>
6	1	0	0	1	1	1	0	0	1	1	0	0	7V <sub>dc</sub>
7	0	1	0	1	1	1	0	0	1	1	0	0	6V <sub>dc</sub>
8	0	0	0	1	0	1	0	1	1	1	0	0	5V <sub>dc</sub>
9	0	1	0	1	0	0	1	1	1	1	0	0	4V <sub>dc</sub>
10	1	0	0	1	0	0	1	1	1	1	0	0	3V <sub>dc</sub>
11	1	0	0	0	1	1	0	0	0	1	0	1	2V <sub>dc</sub>
12	0	1	0	0	1	1	0	0	0	1	0	1	1V <sub>dc</sub>
13	0	0	0	0	1	1	1	0	1	0	1	0	0
14	0	1	0	0	0	0	1	1	1	0	1	0	-1V <sub>dc</sub>
15	1	0	0	0	0	0	1	1	1	0	1	0	-2V <sub>dc</sub>
16	1	0	0	1	1	1	0	0	0	0	1	1	-3V <sub>dc</sub>
17	0	1	0	1	1	1	0	0	0	0	1	1	-4V <sub>dc</sub>
18	0	0	0	1	1	0	1	0	0	0	1	1	-5V <sub>dc</sub>
19	0	1	0	1	0	0	1	1	0	0	1	1	-6V <sub>dc</sub>
20	1	0	0	1	0	0	1	1	0	0	1	1	-7V <sub>dc</sub>
21	1	0	1	0	1	1	0	0	0	0	1	1	-8V <sub>dc</sub>
22	0	1	1	0	1	1	0	0	0	0	1	1	-9V <sub>dc</sub>
23	0	0	1	0	1	0	1	0	0	0	1	1	-10V <sub>dc</sub>
24	0	1	1	0	0	0	1	1	0	0	1	1	-11V <sub>dc</sub>

25	1	0	1	0	0	0	1	1	0	0	1	1	-12V <sub>dc</sub>
----	---	---	---	---	---	---	---	---	---	---	---	---	--------------------




Figure 10. Output Voltage Waveform of 1-Phase 25-Level MLI




Figure 11. FFT Analysis for 1-phase voltage

In this work, it was selected to use a multicarrier PWM (MC-PWM) technique based on phase disposition (PD) methodology. To optimize waveform morphologies and achieve lower THD levels in both output voltage current, this approach is especially designed resulting in improved overall system performance and efficiency

*B. Proposed 3-Phase 25- Level MLI Configuration*

The 3- phase 25-level MLI is a type of power converter used in HEVs to reduce THD improve the efficiency and enhance power quality. These inverters are designed to provide higher voltage levels with reduced switching losses making them ideal for EV applications.

Figure 12 represents the Mat lab/Simulink model of proposed three phase 25-level MLI. With this converter, the output voltage of the single phase 25-level MLI wave form as shown in the Figure 13.




Figure 12. Mat lab/Simulink Model of Proposed Three Phase 25-Level MLI




Figure 13. Output Waveforms of Three Phase MLI

FFT analysis is an effective method for decomposing signals into their frequency components and is applicable to both 1-phase and 3-phase voltage signals. When it comes to three-phase signals, the analysis considers three distinct voltage waveforms.

This approach enables the identification of phase imbalances and harmonic distortion in the

system, contributing to a more comprehensive understanding of its performance. Figure.14 depicts the FFT analysis for 3-phase output voltage of proposed 25-level MLI. The comparative analysis between proposed 1-ph. and 3-ph. 25-level MLI topologies is given in the Table 2.




Figure 14. FFT Analysis for 3-Phase Voltage

Table 2. Comparative Analysis

Parameter	Single-Phase 25-Level	Three-Phase 25-Level	Technical Driver
Maximum voltage	312.8V	313.3V	Approximately equal
frequency	Fundamental 50 Hz	Fundamental 50 Hz	Same frequency
THD (%)	3.26 %	2.40 %	Cancellation of triplen harmonics.
Torque Ripple	Pronounced	Minimal	Constant instantaneous power flow.
DC Bus Stress	High (Pulsating)	Low (Balanced)	Phase-offset current demands.
Filter Size	Large	Compact / Optional	Waveform closer to ideal sine.

#### IV. CONCLUSION AND RECOMMENDATION

Hybrid electric vehicles (HEVs) are emerging as a significant technology for both present and future generations. These vehicles are complex dynamic systems, with 3-phase inverters being utilized for high- power applications. When engaging a voltage source inverter functioning in 120o conduction mode, harmonic losses and copper winding are minimized, ensuring accurate output waveforms for rotor speed, rotor angle and electromagnetic torque in both open loop and closed loop configurations. Simulation results obtained using the Mat lab/Simulink environment, demonstrate the effectiveness of this study. To summarize, the proposed 3-phase 25-level

integrated inverter configuration offers a highly efficient and forward-thinking solution for hybrid electric vehicles (HEVs).

By carefully optimizing the number of switching-components and DC-sources, this design effectively minimizes system complexity while maintaining superior out-put voltage quality with reduced THD. In this study, the proposed system has achieved a low THD of 2.4%. These results were obtained under consistent operating conditions, including the same modulation index, switching frequency, and load parameters, to avoid potential ambiguity in the comparison and valid within the assumptions of the MATLAB/Simulink modelling environment, with experimental validation deferred to future work. Furthermore, by using advanced multicarrier PWM techniques refines performance, ensuring seamless transitions across voltage levels. Moving forward, future studies could focus on advancing modulation strategies and exploring system-wide integration to improve scalability and adaptation across various electric vehicle platforms

## REFERENCES

- Ahmed, T. A., Mohamed, E. M., Youssef, A. R., Ibrahim, A. A., Saeed, M. S. R., & Ali, A. I. M. (2020). Three Phase Modular Multilevel Inverter-Based Multi-Terminal Asymmetrical DC Inputs for Renewable Energy Applications. *Engineering Science and Technology, an International Journal*, 23(4), 831–839. <https://doi.org/10.1016/j.jestch.2019.11.003>
- Chatterjee, D., Chakraborty, C., & Dalapati, S. (2023). Pulse-Width Modulation Techniques in Two-Level Voltage Source Inverters- State of the Art and Future Perspectives. *Power Electronics and Drives*, 8(1), 335–367. <https://doi.org/10.2478/pead-2023-0023>
- Choudhury, S., Bajaj, M., Dash, T., Kamel, S., & Jurado, F. (2021). Multilevel Inverter: A Survey on Classical and Advanced Topologies, Control Schemes, Applications to Power System and Future Prospects. *Energies*, 14(18), 5773. <https://doi.org/10.3390/en14185773>
- Das, D., Mahato, B., Chandan, B., Joshi, H., Mahto, K. K., Das, P., Fotis, G., Vita, V., & Mann, M. (2024). A New Cascaded Multilevel Inverter for Modular Structure and Reduced Passive Components. *Electronics*, 13(17), 3566. <https://doi.org/10.3390/electronics13173566>
- Dewangan, N. K., Verma, D., Agrawal, R., Kumar, D., & Gupta, K. K. (2023). Reliability Evaluation of a Novel Fault Tolerant Multilevel Inverter with Reduced Components. *Electrical Engineering*, 105(3), 1655–1668. <https://doi.org/10.1007/s00202-023-01744-3>
- Dewi, M. U., Sulartopo, S., & Solechan, A. (2022). Reducing the Shooting of Hybrid Photovoltaic Plants on SCR and LI-Grids. *Journal of Technology Informatics and Engineering*, 1(3), 18–32. <https://doi.org/10.51903/jtie.v1i3.147>
- Esmaceli, F., & Koofigar, H. R. (2024). Single-Phase Switched-Capacitor 21-Level Inverter Topology Using Reduced Number of Components With High Voltage Gain. *IEEE Access*, 12, 192979–192989. <https://doi.org/10.1109/access.2024.3517453>

- Faraji, F., & Cha, H. (2025). Generalized Enhanced PWM for Multilevel Current Source Inverters. *IEEE Access*, *13*, 177861–177873. <https://doi.org/10.1109/access.2025.3620445>
- Guo, X., Wang, X., Wang, C., Lu, Z., Hua, C., & Blaabjerg, F. (2022). Improved Modulation Strategy for Single-Phase Cascaded H-Bridge Multilevel Inverter. *IEEE Transactions on Power Electronics*, *37*(3), 2470–2474. <https://doi.org/10.1109/tpel.2021.3109982>
- Iqbal, A., Siddique, M. D., Reddy, B. P., Maroti, P. K., & Alammari, R. (2021). A New Family of Step-Up Hybrid Switched-Capacitor Integrated Multilevel Inverter Topologies With Dual Input Voltage Sources. *IEEE Access*, *9*, 4398–4410. <https://doi.org/10.1109/access.2020.3046192>
- Jayaraman, R., Thamizharasan, S., Baskaran, J., Meena, V., Bahadur, J., & Jadoun, V. K. (2025). High-Efficiency Multilevel Inverter Topology with Minimal Switching Devices for Enhanced Power Quality and Reduced Losses. *IET Power Electronics*, *18*(1), 1–15. <https://doi.org/10.1049/pel2.12851>
- Khasim, S. R., & Dhanamjayulu, C. (2022). Design and Implementation of Asymmetrical Multilevel Inverter With Reduced Components and Low Voltage Stress. *IEEE Access*, *10*, 3495–3511. <https://doi.org/10.1109/access.2022.3140354>
- Koerniawan, I., Sulartopo, S., Tobing, W. T. M., & Miftahurrohman, M. (2024). Cultural Dimensions and Ethical Decision-Making: A Case Study of Multinational Corporations Operating in Indonesia. *Journal of Management and Informatics*, *3*(2), 328–400. <https://doi.org/10.51903/jmi.v3i2.49>
- Lee, E. J., Kim, S. M., & Lee, K. B. (2020). Modified Phase-Shifted PWM Scheme for Reliability Improvement in Cascaded H-Bridge Multilevel Inverters. *IEEE Access*, *8*, 78130–78139. <https://doi.org/10.1109/access.2020.2989694>
- Liu, D., Xiong, P., Xiao, F., Lai, J., Ji, X., & Wang, W. (2023). An Improved Four-Layer Capacitor Voltage Control Strategy Combined with Arm Current Control for Transformerless Modular Multilevel Converters. *IET Power Electronics*, *16*(5), 762–776. <https://doi.org/10.1049/pel2.12421>
- Marquez, A., Leon, J. I., Monopoli, V. G., Vazquez, S., Liserre, M., & Franquelo, L. G. (2024). Generalized Harmonic Control for CHB Converters with Unbalanced Cells Operation. *IEEE Transactions on Industrial Electronics*, *71*(4), 3200–3210. <https://doi.org/10.1109/tie.2023.3273254>
- Memon, R., Mahar, M. A., Larik, A. S., & Shah, S. A. A. (2024). An Asymmetrical Multilevel Inverter with Minimum Voltage Stress and Fewer Components for Photovoltaic Renewable-Energy System. *Clean Energy*, *8*(1), 1–22. <https://doi.org/10.1093/ce/zkad073>
- Monopoli, V. G., Marquez, A., Leon, J. I., Ko, Y., Buticchi, G., & Liserre, M. (2019). Improved Harmonic Performance of Cascaded H-Bridge Converters with Thermal Control. *IEEE Transactions on Industrial Electronics*, *66*(7), 4982–4991. <https://doi.org/10.1109/tie.2018.2868304>

- Perez, M. A., Ceballos, S., Konstantinou, G., Pou, J., & Aguilera, R. P. (2021). Modular Multilevel Converters: Recent Achievements and Challenges. *IEEE Open Journal of the Industrial Electronics Society*, 2, 224–239. <https://doi.org/10.1109/ojies.2021.3060791>
- Prem, P., Sugavanam, V., Abubakar, A. I., Ali, J. S. M., Sengodan, B. C., Krishnasamy, V., & Padmanaban, S. (2020). A Novel Cross-Connected Multilevel Inverter Topology for Higher Number of Voltage Levels with Reduced Switch Count. *International Transactions on Electrical Energy Systems*, 30(6), e12381. <https://doi.org/10.1002/2050-7038.12381>
- Qosidah, N. (2025). Systematic Literature Review: Energy Metrics, Trade-Offs, and Best Practices in Green IT and Green Software. *Jurnal Ilmiah Sistem Informasi*, 4(1), 58–69. <https://doi.org/10.51903/zezhdt51>
- Ramesh, A., Gopal, B. V. S. S. S., Ravindra, M., & Murthy, K. V. S. R. (2020). Thirteen and Twenty-One Level Hybrid H-Bridge Multilevel Inverter Topology for Grid Connected System. *International Journal of Grid and Distributed Computing*, 13(1), 1794–1804. <https://sersc.org/journals/index.php/ijgdc/article/view/10041/5453>
- Salem, M., Richelli, A., Yahya, K., Hamidi, M. N., Ang, T. Z., & Alhamrouni, I. (2022). A Comprehensive Review on Multilevel Inverters for Solar PV System Applications. *Energies*, 15(22), 8506. <https://doi.org/10.3390/en15228506>
- Shukla, S., Goel, V., & Dhanamjayulu, C. (2026). A New 37- Level Inverter with Reduced Switches for Renewable Energy Applications. *Scientific Reports*, 16(1), 1–18. <https://doi.org/10.1038/s41598-025-31963-6>
- Siddique, M. D., Mekhilef, S., Shah, N. M., Ali, J. S. M., Meraj, M., Iqbal, A., & Al-Hitmi, M. A. (2019). A New Single Phase Single Switched-Capacitor Based Nine-Level Boost Inverter Topology with Reduced Switch Count and Voltage Stress. *IEEE Access*, 7, 174178–174188. <https://doi.org/10.1109/access.2019.2957180>
- Stöttner, J., Hanzl, C., Terbrack, C., & Endisch, C. (2025). Holistic Evaluation and Optimization of Multilevel Inverter Designs for Electric Vehicle Applications. *Energy Reports*, 13, 3561–3573. <https://doi.org/10.1016/j.egyr.2025.03.001>
- Thakre, K., Mohanty, K. B., Kommukuri, V. S., Chatterjee, A., Nigam, P., & Gupta, S. K. (2022). Modified Cascaded Multilevel Inverter for Renewable Energy Systems with Less Number of Unidirectional Switches. *Energy Reports*, 8, 5296–5304. <https://doi.org/10.1016/j.egyr.2022.03.167>
- Zhu, X., Wang, H., Zhang, W., Wang, H., Deng, X., Tang, W., & Yue, X. (2022). A Passive Variable Switching Frequency SPWM Concept and Analysis for DCAC Converter. *IEEE Transactions on Power Electronics*, 37(5), 5524–5534. <https://doi.org/10.1109/tpel.2021.3123190>